JA Purity IV
  • HOME
    • Business
    • Corporate
    • Logistics
    • Product
    • News / Magazine
  • MTECH PROJECTS
    • COMPUTER SCIENCE
      • MTech Python Projects
        • Machine Learning Projects
        • Deep Learning Projects
        • Blockchain Projects
        • django Projects
      • MTech Java Projects
        • Cloud Computing Projects
        • Data Mining Projects
        • Mobile Computing Projects
        • Networking Projects
      • MTech NS2 Projects
        • Wireless Communication Projects
        • Vehicular Technology Projects
      • MTech Hadoop Projects
      • MTech Android Projects
    • ELECTRONICS
      • MTech DSP Projects
      • MTech DIP Projects
      • MTech VLSI Projects
      • MTech Communication Projects
    • ELECTRICAL
      • MTech Power Systems Projects
      • MTech Power Electronics Projects
      • MTech Control Systems Projects
    • OTHER
      • Chemical Projects
      • Mechanical Projects
      • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Contact Us

  • 4517 Washington Ave. Manchester, Kentucky 39495
  • (201) 555-0124
  • hello@purityiv.com

Welcome to MTech Projects - Online Projects for MTech Students

  • My Account
  • Careers
  • Downloads
  • Blog
JA Purity IV
  • Email Us
  • Phone Number
  • Open Hours
  • HOME
    • Business
    • Corporate
    • Logistics
    • Product
    • News / Magazine
  • MTECH PROJECTS

    MTech Python Projects

    • Machine Learning Projects
    • Deep Learning Projects
    • Blockchain Projects
    • django Projects

    MTECH JAVA PROJECTS

    • Cloud Computing Projects
    • Data Mining Projects
    • Mobile Computing Projects
    • Networking Projects

    MTECH NS2 PROJECTS

    • Wireless Communication Projects
    • Vehicular Technology Projects
    • MTech Hadoop Projects
    • MTech Android Projects

    ELECTRONICS

    • MTech DSP Projects
    • MTech DIP Projects
    • MTech VLSI Projects
    • MTech Communication Projects

    ELECTRICAL

    • MTech Power Systems Projects
    • MTech Power Electronics Projects
    • MTech Control Systems Projects

    OTHER

    • Chemical Projects
    • Mechanical Projects
    • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Project Enquiry

  1. You are here:  
  2. Home
  3. MTech VLSI Projects
  4. Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks - 2016
Details
Category: MTech VLSI Projects
By MTech Projects
MTech Projects
01.Jun
Hits: 1

Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks - 2016

PROJECT TITLE :

Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks - 2016

ABSTRACT:

Soft errors pose a reliability threat to fashionable electronic circuits. This makes protection against soft errors a demand for many applications. Communications and signal processing systems aren't any exceptions to the present trend. For some applications, an attention-grabbing possibility is to use algorithmic-based fault tolerance (ABFT) techniques that attempt to use the algorithmic properties to detect and correct errors. Signal processing and communication applications are well fitted to ABFT. One example is quick Fourier transforms (FFTs) that are a key building block in several systems. Many protection schemes are proposed to detect and correct errors in FFTs. Among those, most likely the utilization of the Parseval or total of squares check is the foremost widely known. In trendy communication systems, it is increasingly common to search out many blocks operating in parallel. Recently, a way that exploits this fact to implement fault tolerance on parallel filters has been proposed. During this temporary, this technique is initial applied to shield FFTs. Then, 2 improved protection schemes that combine the employment of error correction codes and Parseval checks are proposed and evaluated. The results show that the proposed schemes will further reduce the implementation cost of protection.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

  • ROOT
  • Fault Tolerance
  • Fast Fourier Transforms (FFTS)
  • ROOT
  • Fault Tolerance
  • Fast Fourier Transforms (FFTS)
Previous article: A High Throughput List Decoder Architecturefor Polar Codes - 2016 A High Throughput List Decoder Architecturefor Polar Codes - 2016 Next article: A New XOR-Free Approach for Implementation of Convolutional Encoder - 2016 A New XOR-Free Approach for Implementation of Convolutional Encoder - 2016
COMPUTER SCIENCE PROJECTS ELECTRONICS PROJECTS MTech DSP Projects MTech DIP Projects MTech VLSI Projects MTech VHDL Projects MTech Verilog Projects MTech Communication Projects ELECTRICAL PROJECTS EMBEDDED PROJECTS MECHANICAL PROJECTS

sell academic m.tech, btech and be projects online

sell academic m.tech, btech and be projects online

Academic Final Year Projects

QUICK LINKS

  • Python Projects
  • Java Projects
  • Android Projects
  • Digital Signal Processing
  • Image Processing Projects
  • VLSI Projects
  • Power Systems
  • Power Electronics
SUPPORT
+91 9573777164
9:00am - 6:00pm IST
info@mtechprojects.com

Navigate

  • ABOUT
  • TESTIMONIALS
  • FIND A DEALER
  • CAREERS

CONTACT

  • CONTACT
  • FAQ
  • RESOURCES
  • EMAIL US

Useful links

  • REFUND & RETURN POLICY
  • PRIVACY POLICIES

Support

  • FACEBOOK
  • TWITTER
  • PINTEREST
  • GOOGLE PLUS
Copyright © 2026 MTech Projects. All Rights Reserved.