JA Purity IV
  • HOME
    • Business
    • Corporate
    • Logistics
    • Product
    • News / Magazine
  • MTECH PROJECTS
    • COMPUTER SCIENCE
      • MTech Python Projects
        • Machine Learning Projects
        • Deep Learning Projects
        • Blockchain Projects
        • django Projects
      • MTech Java Projects
        • Cloud Computing Projects
        • Data Mining Projects
        • Mobile Computing Projects
        • Networking Projects
      • MTech NS2 Projects
        • Wireless Communication Projects
        • Vehicular Technology Projects
      • MTech Hadoop Projects
      • MTech Android Projects
    • ELECTRONICS
      • MTech DSP Projects
      • MTech DIP Projects
      • MTech VLSI Projects
      • MTech Communication Projects
    • ELECTRICAL
      • MTech Power Systems Projects
      • MTech Power Electronics Projects
      • MTech Control Systems Projects
    • OTHER
      • Chemical Projects
      • Mechanical Projects
      • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Contact Us

  • 4517 Washington Ave. Manchester, Kentucky 39495
  • (201) 555-0124
  • hello@purityiv.com

Welcome to MTech Projects - Online Projects for MTech Students

  • My Account
  • Careers
  • Downloads
  • Blog
JA Purity IV
  • Email Us
  • Phone Number
  • Open Hours
  • HOME
    • Business
    • Corporate
    • Logistics
    • Product
    • News / Magazine
  • MTECH PROJECTS

    MTech Python Projects

    • Machine Learning Projects
    • Deep Learning Projects
    • Blockchain Projects
    • django Projects

    MTECH JAVA PROJECTS

    • Cloud Computing Projects
    • Data Mining Projects
    • Mobile Computing Projects
    • Networking Projects

    MTECH NS2 PROJECTS

    • Wireless Communication Projects
    • Vehicular Technology Projects
    • MTech Hadoop Projects
    • MTech Android Projects

    ELECTRONICS

    • MTech DSP Projects
    • MTech DIP Projects
    • MTech VLSI Projects
    • MTech Communication Projects

    ELECTRICAL

    • MTech Power Systems Projects
    • MTech Power Electronics Projects
    • MTech Control Systems Projects

    OTHER

    • Chemical Projects
    • Mechanical Projects
    • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Project Enquiry

  1. You are here:  
  2. Home
  3. MTech VLSI Projects
  4. Fault Space Transformation: A Generic Approach to Counter Differential Fault Analysis and Differential Fault Intensity Analysis on AES-like Block Ciphers - 2017
Details
Category: MTech VLSI Projects
By MTech Projects
MTech Projects
11.Oct
Hits: 1

Fault Space Transformation: A Generic Approach to Counter Differential Fault Analysis and Differential Fault Intensity Analysis on AES-like Block Ciphers - 2017

PROJECT TITLE :

Fault Space Transformation: A Generic Approach to Counter Differential Fault Analysis and Differential Fault Intensity Analysis on AES-like Block Ciphers - 2017

ABSTRACT:

Classical fault attacks, like differential fault analysis(DFA) with biased fault attacks, like the differential fault intensity analysis (DFIA), are a major threat to cryptosystems in recent times. DFA uses pairs of fault-free and faulty ciphertexts to recover the key key. DFIA, on the other hand, combines principles of aspect-channel analysis and fault attacks to try and extract the key using faulty ciphertexts solely. Till date, no effective countermeasure which will thwart each DFA- in addition to DFIA-based attacks has been reported in the literature to the most effective of our data. In particular, ancient redundancy-based countermeasures that assume uniform fault distributions are found to be vulnerable against the DFIA due to its use of biased fault models. In this paper, we have a tendency to propose a unique generic countermeasure strategy that mixes the principles of redundancy with that of fault area transformation to achieve security against both DFA- and DFIA-based mostly attacks on AES-like block ciphers. As a case study, we have applied our proposed technique to obtain temporal and spatial redundancy-based mostly countermeasures for AES-128, and have evaluated their security against both DFA and DFIA via sensible experiments on a SASEBO-GII board. Results show that our proposed countermeasure makes it practically infeasible to obtain one instance of successful fault injection, even within the presence of biased fault models.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

Previous article: Pushing the Limits of Voltage Over-Scaling for Error-Resilient Applications - 2017 Pushing the Limits of Voltage Over-Scaling for Error-Resilient Applications - 2017 Next article: Efficient Soft Cancelation Decoder Architectures for Polar Codes - 2017 Efficient Soft Cancelation Decoder Architectures for Polar Codes - 2017
COMPUTER SCIENCE PROJECTS ELECTRONICS PROJECTS MTech DSP Projects MTech DIP Projects MTech VLSI Projects MTech VHDL Projects MTech Verilog Projects MTech Communication Projects ELECTRICAL PROJECTS EMBEDDED PROJECTS MECHANICAL PROJECTS

sell academic m.tech, btech and be projects online

sell academic m.tech, btech and be projects online

Academic Final Year Projects

QUICK LINKS

  • Python Projects
  • Java Projects
  • Android Projects
  • Digital Signal Processing
  • Image Processing Projects
  • VLSI Projects
  • Power Systems
  • Power Electronics
SUPPORT
+91 9573777164
9:00am - 6:00pm IST
info@mtechprojects.com

Navigate

  • ABOUT
  • TESTIMONIALS
  • FIND A DEALER
  • CAREERS

CONTACT

  • CONTACT
  • FAQ
  • RESOURCES
  • EMAIL US

Useful links

  • REFUND & RETURN POLICY
  • PRIVACY POLICIES

Support

  • FACEBOOK
  • TWITTER
  • PINTEREST
  • GOOGLE PLUS
Copyright © 2026 MTech Projects. All Rights Reserved.