JA Purity IV
  • HOME
    • Business
    • Corporate
    • Logistics
    • Product
    • News / Magazine
  • MTECH PROJECTS
    • COMPUTER SCIENCE
      • MTech Python Projects
        • Machine Learning Projects
        • Deep Learning Projects
        • Blockchain Projects
        • django Projects
      • MTech Java Projects
        • Cloud Computing Projects
        • Data Mining Projects
        • Mobile Computing Projects
        • Networking Projects
      • MTech NS2 Projects
        • Wireless Communication Projects
        • Vehicular Technology Projects
      • MTech Hadoop Projects
      • MTech Android Projects
    • ELECTRONICS
      • MTech DSP Projects
      • MTech DIP Projects
      • MTech VLSI Projects
      • MTech Communication Projects
    • ELECTRICAL
      • MTech Power Systems Projects
      • MTech Power Electronics Projects
      • MTech Control Systems Projects
    • OTHER
      • Chemical Projects
      • Mechanical Projects
      • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Contact Us

  • 4517 Washington Ave. Manchester, Kentucky 39495
  • (201) 555-0124
  • hello@purityiv.com

Welcome to MTech Projects - Online Projects for MTech Students

  • My Account
  • Careers
  • Downloads
  • Blog
JA Purity IV
  • Email Us
  • Phone Number
  • Open Hours
  • HOME
    • Business
    • Corporate
    • Logistics
    • Product
    • News / Magazine
  • MTECH PROJECTS

    MTech Python Projects

    • Machine Learning Projects
    • Deep Learning Projects
    • Blockchain Projects
    • django Projects

    MTECH JAVA PROJECTS

    • Cloud Computing Projects
    • Data Mining Projects
    • Mobile Computing Projects
    • Networking Projects

    MTECH NS2 PROJECTS

    • Wireless Communication Projects
    • Vehicular Technology Projects
    • MTech Hadoop Projects
    • MTech Android Projects

    ELECTRONICS

    • MTech DSP Projects
    • MTech DIP Projects
    • MTech VLSI Projects
    • MTech Communication Projects

    ELECTRICAL

    • MTech Power Systems Projects
    • MTech Power Electronics Projects
    • MTech Control Systems Projects

    OTHER

    • Chemical Projects
    • Mechanical Projects
    • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Project Enquiry

  1. You are here:  
  2. Home
  3. MTech VLSI Projects
  4. Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip
Details
Category: MTech VLSI Projects
By MTech Projects
MTech Projects
01.Jun
Hits: 1

Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip

PROJECT TITLE :

Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip (2014)

ABSTRACT :

The power dissipated by the connections of a network-on-chip (NoC) begins to compete with the power dissipated by the other elements of the communication subsystem, namely routers and network interfaces, as technology shrinks (NIs). We present a set of data encoding schemes in this paper aimed at reducing the power dissipated by NoC connections. For the underlying NoC cloth, the proposed schemes are general and transparent (i.e., their application does not require any modification of the routers and link architecture). Experiments performed on both synthetic and real-world traffic conditions illustrate the feasibility of the proposed systems, allowing up to 51% of power dissipation and 14% of energy consumption to be saved without any noticeable output loss and less than 15% of overhead in the NI.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

Previous article: An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator Next article: A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits
COMPUTER SCIENCE PROJECTS ELECTRONICS PROJECTS MTech DSP Projects MTech DIP Projects MTech VLSI Projects MTech VHDL Projects MTech Verilog Projects MTech Communication Projects ELECTRICAL PROJECTS EMBEDDED PROJECTS MECHANICAL PROJECTS

sell academic m.tech, btech and be projects online

sell academic m.tech, btech and be projects online

Academic Final Year Projects

QUICK LINKS

  • Python Projects
  • Java Projects
  • Android Projects
  • Digital Signal Processing
  • Image Processing Projects
  • VLSI Projects
  • Power Systems
  • Power Electronics
SUPPORT
+91 9573777164
9:00am - 6:00pm IST
info@mtechprojects.com

Navigate

  • ABOUT
  • TESTIMONIALS
  • FIND A DEALER
  • CAREERS

CONTACT

  • CONTACT
  • FAQ
  • RESOURCES
  • EMAIL US

Useful links

  • REFUND & RETURN POLICY
  • PRIVACY POLICIES

Support

  • FACEBOOK
  • TWITTER
  • PINTEREST
  • GOOGLE PLUS
Copyright © 2026 MTech Projects. All Rights Reserved.