PROJECT TITLE :

A Structured Visual approach to GALS Modellingand Verification of Communication Circuits - 2017

ABSTRACT:

During this paper, a unique globally asynchronous domestically synchronous (GALS) modeling and verification tool is introduced for xMAS circuits. The tool provides a structured surroundings for GALS in which organization of the modeling and verification enables it to handle a variety of implementation tasks facilitating a method that would well be troublesome for the tip user. The tool provides verification techniques at different levels. A replacement unfolding algorithm is presented that uses structured prevalence nets. A completely unique illustration for deadlocks is introduced using deadlock relations enabling the causality of local and global deadlocks to be visualized. This helps within the investigation of total or partial system shutdown. In particular, the approach enables the visualization of purpose-to-point causality of issues occurring between completely different components of the system that are more difficult to research. Similarly completely different sorts of deadlock related to the synchronizer can be detected. The work presented here provides structured visualization capability facilitating the analysis of complex communication systems.