PROJECT TITLE :

A 55-GHz-Bandwidth Track-and-Hold Amplifierin 28-nm Low-Power CMOS - 2016

ABSTRACT:

This temporary presents a 25-GS/s track-and-hold amplifier (THA) implemented in an exceedingly twenty eight-nm low-power digital CMOS process. Given the intrinsic low-pass behavior of the THA core, a frequency compensation technique is used to enhance the bandwidth by increasing the input amplitude for higher frequencies. This enhances the little-signal bandwidth by almost 30percent to seventy GHz. Massive-signal measurements show a 3-dB corner frequency of 55 GHz, which allows a performance sufficient for time-interleaved analog-to-digital converter systems operating higher than one hundred GS/s. At a peak-to-peak input amplitude of 400 mV, the whole harmonic distortion is -thirty two dB for a fifty-GHz input signal at a dc power consumption of seventy three mW.